

Title of the Invention

Semiconductor Integrated Circuit Device and  
Process for Manufacturing the Same

5 [Background of the Invention]

The present invention relates to a process for a semiconductor integrated circuit device and to a semiconductor integrated circuit device technology, in particular, to a process for a semiconductor integrated circuit device having capacitor elements for information storage and to a technology which is effective in the application for a semiconductor integrated circuit device.

As a semiconductor integrated circuit device having capacitor elements for information storage, for example, a DRAM (Dynamic Random Access Memory) is cited. A memory cell of a DRAM is formed of one transistor, for memory cell selection, and a capacitor (an element for information storage) which is directly connected thereto and, therefore, the DRAM is widely used, for the main memory of a variety of computers, which require a large capacity memory, and for communication apparatuses, because the integrity is high and the price per unit per bit can be made inexpensive. Since a capacitor is used for an element

for information storage, however, in the case that it is left as it is a signal charge used for information storage leaks as time elapses so as to lose the storage content. Therefore, in a DRAM a so-called 5 refreshing operation which periodically reproduces the storage content is required in order to keep the information of the memory cell stored. Therefore, in a semiconductor integrated circuit device having a DRAM a variety of research and technological 10 development concerning the structure and circuit have been carried out in an attempt to increase the operation speed of the entire DRAM and to increase the refreshing characteristics. As for the technology for increasing the refreshing characteristics, since the 15 refreshing characteristics are in inverse proportion to the junction electric field intensity in the semiconductor regions for sources and drains of transistors for memory cell selection, the optimization of the impurity concentration diffusion 20 in the semiconductor regions for the sources and drains has been being developed so as to increase the refreshing characteristics by reducing the above junction electric field intensity.

For example, in the Japanese patent Laid-Open 25 No. 61486/1994 (USP 5,426,326), a technology where

contact holes are opened in an interlayer insulating film which covers MOS (Metal Oxide Semiconductor) transistors for memory cell selection in a DRAM memory cell so that the semiconductor regions for the sources and drains are exposed and, after that, impurities for electric field relaxation are introduced beneath the semiconductor regions for the sources and drains through the above contact holes is disclosed. In addition, for example, in the Japanese patent Laid-Open No. 359842/1998, a technology where impurities (boron, or the like) for controlling the threshold voltage  $V_{th}$  of the MOS transistors for memory cell selection are implanted only on the side to which bit lines are connected in the semiconductor substrate so as not to be implanted on the capacitor side and, thereby, the impurity (boron, or the like) concentration of the semiconductor substrate on the capacitor side is lowered so as to lower the junction electric field intensity in the semiconductor substrate on the capacitor side is disclosed.

[Summary of the Invention]

The present inventors have, however, found out that the above described technologies have the following problems.

That is to say, as the miniaturization of elements proceeds, the impurity concentration in a semiconductor substrate with respect to, for example, the element dimension is enhanced and the side wall insulating film formed on the side walls of the gate electrodes becomes thinner so that the gate electrodes and the semiconductor regions (high impurity concentration regions) for the sources and drains become closer in distance and, thereby, the above described junction electric field intensity becomes larger and, as a result, a problem arises that the deterioration of the refreshing characteristics cannot be prevented even in the case of the use of conventional technologies. Though, in a conventional DRAM power consumption has been limited in order to lengthen the refreshing time when integration is heightened, the refreshing time cannot help but be made shorter since the junction electric field intensity becomes larger when the miniaturization of the element progresses to higher integration. As a result of this, the problem arises that in the case that integration is continued to be heightened at the present rate the increase in the power consumption cannot be avoided.

A purpose of the present invention is to provide

a technology which can reduce the junction electric field intensity in the semiconductor regions for the sources and drains of field effect transistors.

Another purpose of the present invention is to  
5 provide a technology which can increase the driving performance of field effect transistors.

Still another purpose of the present invention is to provide a technology which can increase the refreshing characteristics of a semiconductor  
10 integrated circuit device.

Yet another purpose of the present invention is to provide a technology which can reduce power consumption of a semiconductor integrated circuit device.

15 Still yet another purpose of the present invention is to provide a technology which can increase the element integrity of a semiconductor integrated circuit device.

A further purpose of the present invention is to  
20 provide a technology which can increase the reliability of a semiconductor integrated circuit device.

An additional purpose of the present invention is to provide a technology which can increase the  
25 yield of a semiconductor integrated circuit device.

The above described, as well as other, purposes and novel characteristics of the present invention will be clarified through the description of this specification and the attached drawings.

5 A summary of a representative aspect of the invention which is disclosed in the present application is briefly described as follows.

That is to say, the present invention has the step of forming first trenches in a semiconductor 10 substrate, the step of forming isolation parts by filling in said first trenches with an insulating film, the step of forming trenches for forming wires so as to overlap, in a plane manner, said isolation parts and active regions which are surrounded by said 15 isolation part, the step of forming an isolation film inside the trenches for forming said wires and the step of forming wires inside of said trenches for forming wires via said isolation film inside trenches, wherein said step of forming trenches for forming 20 wires has the step of formation wherein the corners of the bottom are rounded and said step of forming an isolation film inside the trenches has the step of forming part of, or all of, the insulating film inside of the trenches through a deposition method.

25 In addition, the present invention has the step

of forming first trenches in a semiconductor substrate, the step of forming isolation parts by filling in said first trenches with an insulating film, the step of forming a mask having aperture parts including part of, both, of said isolation parts and active regions surrounded by said isolation parts on the semiconductor substrate, the step of forming third trenches by forming second trenches by removing the insulating film of the isolation parts which are exposed from said aperture parts and, after that, by removing the semiconductor substrate part which is exposed from said aperture parts and the step of forming wires inside said second and third trenches.

In addition, the present invention has first 15 trenches formed in a semiconductor substrate, isolation parts formed by filling in said trenches with an insulating film, trenches for forming wires formed so as to overlap, in a plane manner, said isolation parts and active regions which are 20 surrounded, in a plane manner, by said isolation parts, an insulating film inside the trenches formed inside said trenches for forming wires and wires formed inside said trenches for forming wires via the isolation film inside the trenches, wherein said 25 insulating film inside the trenches has an insulating

film formed through deposition and the corners of the bottom inside said trenches for forming wires are rounded.

In addition, in the present invention, said step 5 of forming trenches for forming wires has the step of creating the trenches, the step of oxidizing the inner surface of the trenches and the step of removing the oxide film formed through the above oxidization step.

In addition, in the present invention, the 10 radius of curvature of the angles of the bottom inside said trenches for forming wires has a value which doesn't exceed a predetermined value of a sub-threshold coefficient of field effect transistors, of which the gate electrodes are said wires.

15 In addition, in the present invention, the radius of curvature of the angles of the bottom inside said trenches for forming said wires is 10nm or more.

In addition, in the present invention, forward tapers are formed on the side surfaces of said 20 trenches for forming wires.

In addition, in the present invention, said trenches for forming wires are formed so that the width of the aperture parts is wider than the width of the bottoms.

25 In addition, in the present invention, said step

of forming the trenches for forming wires has the step  
of forming a mask having aperture parts including part  
of, both, of said isolation parts and active regions  
which are surrounded by said isolation parts on the  
5 semiconductor substrate, the step of forming the  
second trenches by removing the insulating film of the  
isolation parts which is exposed from said aperture  
parts and the step of forming the third trenches by  
removing the semiconductor substrate parts which are  
10 exposed from said aperture parts.

In addition, in the present invention, said step  
of forming the trenches for forming wires has the step  
of forming a mask which has aperture parts including  
part of, both, of said isolation parts and active  
15 regions which are surrounded by said isolation parts  
and the step of forming the third trenches by forming  
the second trenches by removing the insulating film of  
isolation parts which is exposed from said aperture  
parts and, after that, by removing the semiconductor  
20 substrate parts which are exposed from said aperture  
parts and the second trenches.

In addition, in the present invention, said step  
of forming the trenches for forming wires has the step  
of forming said third trenches deeper than the second  
25 trenches and the step of oxidizing the inside of said

third trenches and, after that, removing the oxide film.

In addition, in the present invention, at the time of forming said second trenches the insulating film of isolation parts remains at the bottoms of the second trenches so that a parasitic element is not, finally, formed in the lower part of the wires.

In addition, in the present invention, the thickness of the insulating film of the isolation parts which remains at the bottoms of said second trenches is 100nm or more.

In addition, in the present invention, the depth of said first trenches finally becomes deeper than that of said second and third trenches.

In addition, in the present invention, said step of forming an insulating film inside the trenches has the step of forming an insulating film by oxidizing the semiconductor substrate which is exposed from said trenches for forming wires, and the step of forming an insulating film through a deposition method.

In addition, in the present invention, said wires are made of metal and the insulating film, formed through a deposition method, which is said insulating film inside the trenches, is made of silicon nitride.

In addition, in the present invention, said step of forming wires has the step of filling in the inside of said second and third trenches with the first film, the step of removing said first film so that part of 5 the first film remains within said second and third trenches and the step of filling in the recesses of the top surface of the first film within said second and third trenches with the second film.

In addition, the present invention has the step 10 of further removing said first film so that part of the first film remains within said second and third trenches after the recesses on the top surface of said first film are filled in with a second film.

In addition, in the present invention, said 15 wires are made of a metal or a compound of metal and silicon.

In addition, in the present invention, said wires are made of a metal and the insulating film formed through a deposition method of said insulating 20 film within the trenches is made of silicon nitride.

In addition, the present invention has, after said step of forming wires, the step of forming a cap insulating film on the wires inside said trenches for forming wires.

25 In addition, the present invention has, after

forming said cap insulating film, the step of  
depositing an insulating film on said semiconductor  
substrate, the step of opening holes in said  
insulating film from which said active regions are  
5 exposed, the step of filling in said holes with a  
conductive film and the step of forming semiconductor  
regions in the active regions by diffusing impurities  
to the semiconductor substrate from said conductive  
film.

10 In addition, in present invention, said step of  
forming holes has the step of applying an etching  
treatment under the conditions the etching rate is  
faster in said insulating film than in the cap  
insulating film.

15 In addition, in the present invention, said  
insulating film of isolation parts is formed of  
silicon oxide while said cap insulating film is formed  
of silicon nitride.

20 In addition, in the present invention, the  
thickness of said cap insulating film is 40nm or more.

25 In addition, in the present invention, said  
insulating film of isolation parts is formed of  
silicon oxide, said cap insulating film is formed of  
silicon nitride and said insulating film on the  
semiconductor substrate is formed of silicon oxide.

In addition, the present invention has, after said step of forming wires, the step of forming semiconductor regions for the sources and drains of field effect transistors of which the gate electrodes are the wires on both sides of the wires, in a plane manner, in said semiconductor substrate.

In addition, in the present invention, the height of the top surface of said gate electrodes is lower than the height of said trenches for forming wires and of the main surface of the semiconductor substrate where the first trenches are not formed.

In addition, in the present invention, said gate electrodes are formed apart from high concentration regions wherein impurity concentration is relatively high in said semiconductor regions for the sources and drains.

In addition, in the present invention, the distance between said gate electrodes and said high concentration regions is 40nm or more.

In addition, in the present invention, said gate electrodes and said high concentration regions wherein the impurity concentration is comparatively high in said semiconductor regions for the sources and drains are formed apart from each other and low concentration regions where the impurity concentration is

comparatively low in said semiconductor regions for the sources and drains are formed deeper than the top surface of said gate electrodes.

In addition, in the present invention, said 5 field effect transistors form transistors for memory cell selection and has the step for electrically connecting a capacitor element for information storage to one of said semiconductor regions for the sources and drains.

10 In addition, the present invention has trenches created in a semiconductor substrate, first semiconductor regions which are formed reaching up to a position deeper than said trenches in said semiconductor substrate, a gate insulating film formed 15 inside said trenches, gate electrodes formed inside said trenches via the gate insulating film, and semiconductor regions for the sources and drains formed on both sides of said gate electrodes, in a plane manner, in the semiconductor substrate, wherein 20 said semiconductor regions for the sources and drains are formed reaching up to a position shallower than said first semiconductor regions and has second semiconductor regions, of which the conductive type is opposite to that of said first semiconductor regions, 25 and third semiconductor regions, of which the

conductive type is same as that of said second semiconductor regions formed reaching up to a position shallower than said second semiconductor regions, and the impurity concentration of said third semiconductor regions is higher than the impurity concentration of said second semiconductor regions.

5 In addition, in the present invention, borders between said second semiconductor regions and third semiconductor regions are formed in positions 10 shallower than the top surface of said gate electrodes.

In addition, in the present invention, the distance between said borders and said gate electrodes is 40nm or more.

15 In addition, in the present invention, borders between said first semiconductor regions and said second semiconductor regions are formed in positions deeper than the top surface of said gate electrodes.

20 In addition, in the present invention, a cap insulating film is formed on said gate electrodes inside said trenches.

In addition, in the present invention, the thickness of said cap insulating film on the gate electrodes is 40nm or more.

25 In addition, in the present invention, said cap

insulating film on the gate electrodes is made of silicon nitride.

In addition, in the present invention, said gate electrodes are made of metal or a silicide film of 5 metal and said gate insulating film has an insulating film formed through a deposition method.

In addition, in the present invention, said gate insulating film formed through a deposition method is made of silicon nitride.

10 In addition, the present invention has a plurality of memory cells formed of field effect transistors having said gate electrodes and capacitor elements for information storage which are electrically connected to one of said semiconductor 15 regions for the sources and drains.

In addition, in the present invention, said semiconductor regions for the sources and drains to which the capacitor elements for information storage are connected are formed deeper than the other 20 semiconductor regions for the sources and drains.

In addition, in the present invention, field effect transistors in a peripheral circuit region of a memory region formed of said memory cells have a buried gate electrode structure and the semiconductor 25 regions for the sources and drains of the field effect

transistors of the buried gate electrode structure in said peripheral circuit region are formed deeper than the semiconductor regions for the sources and drains of the field effect transistors of said memory cells.

5

[Brief Description of the Drawings]

Fig. 1 is a cross section view of the main part of a semiconductor integrated circuit device during processing according to one embodiment of the present invention;

10 Fig. 2 is a plan view of the main part of a memory cell region of Fig. 1;

Fig. 3 is a cross section view of the main part of the semiconductor integrated circuit device during 15 processing following Figs. 1 and 2;

Fig. 4 is a cross section view of the main part of the semiconductor integrated circuit device during processing following Fig. 3;

20 Fig. 5 is a cross section view of the main part of the semiconductor integrated circuit device during processing following Fig. 4;

Fig. 6 is an exemplary view which describes 25 schematically the defects at the time of forming trenches for forming wires in a semiconductor substrate;

Fig. 7 is an exemplary view of the formation step following Fig. 6 which describes schematically the defects at the time of forming trenches for forming wires in a semiconductor substrate;

5 Fig. 8 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 5;

10 Fig. 9 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 8;

Fig. 10 is a exemplary view schematically showing the case where a gate insulating film is formed only through a thermal oxidation method;

15 Fig. 11 (a) is an exemplary view schematically showing the case wherein a gate insulating film is formed of layered films through a thermal oxidation method and a CVD method and Fig. 11 (b) is an enlarged cross section view of the region E of Fig. 11 (a);

20 Fig. 12 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 9;

Fig. 13 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 12;

25 Fig. 14 is a cross section view of the main part

of a semiconductor integrated circuit device during processing following Fig. 13;

Fig. 15 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 14;

Fig. 16 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 15;

Fig. 17 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 16;

Fig. 18 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 17;

Fig. 19 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 18;

Fig. 20 is a plan view of the main part of a memory cell region of Fig. 19;

Fig. 21 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Figs. 19 and 20;

Fig. 22 is an exemplary view schematically showing a part of the cross section structure of a semiconductor integrated circuit device of Fig. 21

during processing;

Fig. 23 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 21;

5 Fig. 24 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 23;

10 Fig. 25 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 24;

Fig. 26 is a plan view of the main part of a memory cell region in Fig. 25;

Fig. 27 is an enlarged cross section view of the main part of a memory cell region of Fig. 25;

15 Fig. 28 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Figs. 25 to 27;

20 Fig. 29 is a plan view of the main part of a memory cell region of a semiconductor integrated circuit device during processing following Fig. 25;

Fig. 30 is a plan view of the main part of a memory cell region of a semiconductor integrated circuit device during processing following Fig. 25;

25 Fig. 31 is an exemplary view schematically showing the structure of buried gate electrode parts

of a semiconductor integrated circuit device according to one embodiment of the present invention;

Fig. 32 is an exemplary view schematically showing the structure of buried gate electrode parts 5 of a semiconductor integrated circuit device according to one embodiment of the present invention;

Figs. 33 (a) and 33 (b) are exemplary views describing the effect of the potential of the gate electrodes on depletion layer space charges in field 10 effect transistors of an ordinary gate electrode structure;

Fig. 34 is a graph view showing the relationship between the current characteristics of a field effect transistor and a sup-threshold coefficient;

Fig. 35 is a graph view showing the relationship between the radius of curvature of the angles of the bottoms inside the trenches gained by an experiment by 15 the present inventors and a sub-threshold coefficient;

Fig. 36 is a cross section view of the main part 20 of a semiconductor integrated circuit device during processing according to another embodiment of the present invention;

Fig. 37 is a cross section view of the main part 25 of a semiconductor integrated circuit device during processing following Fig. 36;

Fig. 38 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 37;

5 Fig. 39 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 38;

Fig. 40 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 39;

10 Fig. 41 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 40;

15 Fig. 42 is a cross section view of the main part of a semiconductor integrated circuit device during processing according to another embodiment of the present invention;

Fig. 43 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 42;

20 Fig. 44 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 43;

25 Fig. 45 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 44;

Fig. 46 is a cross section view of the main part of a semiconductor integrated circuit device during processing following Fig. 45;

5 Fig. 47 is a cross section view of the main part of a semiconductor integrated circuit device during processing according to another embodiment of the present invention; and

10 Fig. 48 is a cross section view of the main part of a semiconductor integrated circuit device during processing according to still another embodiment of the present invention.

[Description of the Preferred Embodiments]

15 In the following the embodiments of the present invention are described in detail in reference to the drawings. Here, the elements having the same function throughout all of the drawings for describing the embodiments are all referred to by the same numerals and repetitive descriptions of them are omitted. In  
20 addition, in the present embodiments, a p channel type MIS-FET (Metal Insulator Semiconductor Field Effect Transistor) is abbreviated as pMIS while an n channel type MIS-FET is abbreviated as nMIS. In addition, in the present embodiment an MIS-FET of an ordinary gate  
25 electrode structure means an MIS-FET of a structure

having gate electrodes formed by patterning a conductive film deposited on the semiconductor substrate. In addition, in the present specification, a high concentration region is a region where the 5 concentration of impurities which become donors or acceptors is, comparatively, high in comparison with a low concentration region. In addition, corner parts inside the trenches or angles of the bottoms inside the trenches include, in addition to angled parts 10 formed between side surfaces and the bottoms inside the trenches, parts of which the radius of curvature is the smallest in the inside of the trenches.

(Embodiment 1)

In the present Embodiment 1, the case where the 15 present invention is applied to, for example, a DRAM is described. Fig. 1 shows a cross section view of the main part of a memory cell region and a peripheral circuit region during processing. Here, the cross section view of the main part of the memory cell 20 region is a cross section view along line A-A' in Fig. 2. And, Fig. 2 shows a plan view of the main part of the memory cell region of Fig. 1.

At this stage, the semiconductor substrate 1 is a semiconductor thin slate (so-called semiconductor 25 wafer) made of a p-type silicon single crystal, or the

like, in, for example, approximately a circular form in a plane form. And, for example, trench types of isolation parts (trench isolations) 2 are formed in the isolation regions. Those isolation parts 2 are 5 the parts which have functions of element separation, separation within an element, or the like, and active regions L are formed in the regions surrounded by those isolation parts 2. The plane form of the active regions L has rounded parts on both edges in the 10 memory cell region as shown in Fig. 2 and is formed in a band form pattern extending in the diagonal direction.

The formation method of such isolation parts 2 is, for example, as follows. First, isolation 15 trenches (first trenches) 2a of the depth of approximately, for example, 350nm are formed in the semiconductor substrate 1 through a photolithographic technology, a dry etching technology, and the like. The isolation trenches 2a are formed so that the width 20 gradually spreads out from the bottom to the upper part. Accordingly, the inside surfaces of the isolation trenches 2a are inclined so as to be formed in a forward taper form. The inclination angle  $\theta 1$  formed from the inner surfaces of the isolation 25 trenches 2a and the main surface, using the main

surface of the semiconductor substrate 1 as a reference, is smaller than 90 degrees.

With respect to the dry etching technology for forming the isolation trenches 2a, when an etching with large anisotropy is utilized in order to increase the integrity of the isolation trenches 2a, the radius of curvature of the bottom corner within the trenches becomes small so that stress concentrates on the corner parts and transposition occurs within the semiconductor substrate 1 so as to degrade the element isolation characteristics.

In addition, when fluorine is added to the etching gas the etching characteristics are exhibited wherein the radius of curvature of the bottom corners within the trenches becomes larger and, at the same time, undercuts are formed beneath the hard mask due to the expansion of the trench width accompanying the etching.

Therefore, by employing a step etching technology at the time of the formation of the isolation trenches, trenches with a large radius of curvature of the bottom corners are formed while limiting the undercuts to a small size. Here, the step etching technology is a technology to control the aperture form of the trenches into a predetermined

form by carrying out an etching treatment under the etching conditions of relatively strong anisotropy at the time of forming trenches in the semiconductor substrate 1 (First Step) and, after that, by carrying 5 out an etching treatment under the etching conditions where the composition of the gas is changed during etching so that the bottom corners within the trenches exhibit rounding (Second Step). In the case of this technology, deep trenches are formed without inviting 10 the increase, to a great degree, of the width dimension under the etching conditions the First Step and, after that, roundness can be created in the bottom corners within the trenches under the etching conditions in the Second Step.

15 In the present embodiment, an etching method with a relatively large anisotropy is utilized at the initial phase of etching and the gas is switched to the one to which fluorine is added in the later phase of etching. By doing so, the under cuts are 20 controlled as described above and it becomes possible to gain trenches with a large radius of curvature of the corners within the above described trenches of a desired depth.

Then, an insulating film 2b made of, for 25 example, silicon oxide ( $\text{SiO}_2$ , or the like, hereinafter

the same) is deposited on the main surface of the semiconductor substrate 1 after forming the isolation trenches 2a through a CVD method using a mixture gas of, for example, tetraethoxysilane (TEOS) and ozone (O<sub>3</sub>) or a mixture gas of mono-silane and oxygen and, after that, isolation parts 2 are formed by polishing the isolation film 2b in a way to remain only within the isolation trenches 2a through a chemical mechanical polishing (CMP) method.

10        Then, an insulating film 4 made of silicon oxide, or the like, of the thickness of approximately 10nm on the surface of the semiconductor substrate 1 by oxidizing the surface of the semiconductor substrate 1 through a thermal oxidation method, or the like, and, after that, a p well (first semiconductor region) 3P and an n well 3N are formed in the semiconductor substrate 1. The p well 3P and the n well 3N are formed by introducing separate impurities, respectively, using separate photoresist (hereinafter referred to merely as resist) film as a mask, respectively and, after that, by carrying out heat treatment. The p well 3P, wherein MIS-FETs for selecting memory cells are formed, is formed by implanting, for example, boron (B) at 300keV, 130keV and 40keV, respectively, in the amount of  $1 \times 10^{13}/\text{cm}^2$ ,

$2 \times 10^{12}/\text{cm}^2$  and  $1 \times 10^{12}/\text{cm}^2$  and, after that, by carrying out a heat treatment at, for example,  $1000^\circ\text{C}$  for 30 minutes. Here, for example, phosphorous (P) or arsenic (As) is introduced in the n well 3N.

5        After that, in the memory cell region, impurities for forming low concentration regions of the source and drain regions of the MIS-FETs for selecting memory cells may be formed in the semiconductor substrate through an ion implantation  
10      method. In this case, it becomes possible to implant ions having the main surface of the semiconductor substrate 1 as the reference so that it becomes possible to increase the uniformity of the impurity concentration profile in the direction of the depth of  
15      the semiconductor substrate 1. Here, in the present Embodiment 1, this step is carried out in the later step.

Next, as shown in Fig. 3, an insulating film 5 made of silicon nitride ( $\text{Si}_3\text{N}_4$ , or the like, 20 hereinafter the same) of the thickness of, for example, approximately 50nm is formed on the main surface of the semiconductor substrate 1 through a CVD (chemical vapor deposition) method, or the like. Then, a resist film 6a is formed on the insulating film 5. As for the plane form of the resist film 6a,

a pattern form wherein word line (wire) formation regions are exposed and other regions are covered.

Here, a reflection preventive film may be applied between the insulating film 5 and the resist film 6a.

5 After that, as shown in Fig. 4, the insulating films 5 and 4, as well as the insulating film 2b, are removed through etching in sequence by using the resist film 6a as a mask (in the case that the reflection preventive film exists the reflection preventive film 10 is also removed). Thereby, trenches (second trenches, trenches for forming wires) 7a are formed in the isolation parts 2 in the semiconductor substrate 1. The depth of these trenches 7a is shallower than the isolation trenches 2a of the isolation parts 2. The 15 depth of trenches 7a is set so that the insulating film 2b remains at the bottom of the trenches 7a even after the insulating film 2b is slightly shaved, since it is shaved in the later described step.

Next, after removing the resist film 6a (in the 20 case that the reflection preventive film is formed the reflection preventive film is also removed), by using the insulating film 5 as an etching mask, areas of the semiconductor substrate 1 which are exposed therefrom, are removed through etching and, thereby, the trenches 25 (third trenches, trenches for forming wires) 7b are

formed. At this stage the trenches 7b are deeper than the trenches 7a but are shallower than the isolation trenches 2a. The inner surfaces of those trenches 7b are also inclined so as to be formed in a forward 5 taper form. Having the main surface of the semiconductor substrate 1 as the reference, the inclination angle  $\theta_2$  of the inner surfaces of the trenches 7b, with respect to the main surface, is smaller than 90 degrees. Those trenches 7a and 7b 10 form trenches for forming word lines. Here, the trenches 7b may be formed without removing the resist film 6a and the reflection preventive film. In addition, the trenches for forming word lines extend in the direction toward and away from the paper 15 surface of Fig. 5.

Here, at the time of forming trenches for forming word lines, the reasons why trenches 7b (partial removal of the semiconductor substrate 1) are formed after the trenches 7a (partial removal of the 20 insulating film 2b of the isolation parts 2) are formed are, for example, as follows.

One reason is that the trenches can be formed without generating etching residue of the semiconductor substrate (silicon) at the bottom of the 25 trenches for forming word lines. That is to say,

there are some cases that etching residue is generated at the bottom of the trenches when the trenches 7a are formed after the trenches 7b are formed. This is because, as shown in Fig. 6, if the trenches 7b are first created, tapers are formed on the side surfaces of the isolation parts 2 since the width of the isolation parts 2 become gradually narrower in the downward direction in Fig. 6 so that the parts which contact the isolation parts 2 at the bottom of the trenches 7b are in shadow so as to result in the etching residue of the semiconductor substrate (silicon). Under this condition, as shown in Fig. 7, when the insulating film 2b of the isolation parts 2 is shaved to form the trenches 7a, microscopic protrusions of the semiconductor substrate are formed at the bottom of the trenches for forming word lines constructed of the trenches 7a and 7b. Those protrusions become the cause of defects related to withstanding voltage, or the like, of the gate insulating film. Another reason is that, after removing the insulating film 2b (silicon oxide film) through etching, boron ions, or the like, can be implanted for the purpose of selectively increasing the element isolation within the trenches 7a.

In addition, the reason why the insulating film

5 made of silicon nitride is used as a mask at the time of formation of the trenches 7b is, for example, as follows. One reason is that silicon nitride film is hard to be etched at the time when the 5 semiconductor substrate 1 made of silicon is etched. Another reason is that a polycrystal silicon film is polished in a later step and the silicon nitride film functions as a stopper at that time. In addition, another reason is that even if the trenches 7b are 10 created at the same time when the trenches 7a are created, it is hard to etch silicon oxide of the isolation parts 2b and silicon of the semiconductor substrate 1 at an equal rate. On the other hand, the thickness of the resist film 6a is not enough for 15 carrying out etching divided into two stages. Though it is necessary for the resist film to be thick enough to avoid falling down due to the surface tension of the developer in the drying step after developing, the resist film ordinarily falls down when the height of 20 the resist film exceeds approximately three times the width of the resist film. When the width of the resist film 6a is, for example, approximately  $0.13\mu\text{m}$ , the limit of the height of the resist film 6a becomes approximately  $0.4\mu\text{m}$ . In the case that of the 25 formation of the trenches 7a and 7b, the depth of the

etching is the thickness of the reflection preventive film (approximately 100nm) + the thickness of the silicon nitride film (approximately 100nm) + the thickness of silicon oxide film (approximately 200nm)  
5 + the depth of the trenches in the silicon (approximately 200nm) and, therefore, the resist film 6a is eliminated during etching which results in the failure of trench pattern formation.

In addition, the reason why the depth of the  
10 trenches 7b is deeper than the trenches 7a is, for example, as follows. One reason is the consideration of reducing the resistance of the word lines. A leak current between the storage electrodes on both sides of word lines is determined by the relative  
15 relationships between the depth of the isolation trenches 2a and the depth of the gate electrodes (word lines) provided within the isolation film 2b of the isolation parts 2. The larger the difference between the depth of the isolation trenches 2a and the depth  
20 of the gate electrodes within the insulating film 2b is, the smaller the leak current between the storage electrodes on both sides of the word lines becomes. The upper limit of the tolerance value of this leak current is approximately 1fA, or less. That is to  
25 say, the upper limit value of the tolerated leak

current determines the upper limit value of the depth of the gate electrodes within the insulating film 2b of the isolation parts 2. Moreover, in the case of DRAM, it is preferable for the resistance of word lines to be lower since it is an important factor which influences the reading out and writing in speed. In order to increase the speed the reduction of the resistance of word lines is an effective means. The resistance of a word line is determined by the material of the word line and a mean cross section area of the word line. However, as described above, the upper limit value of the depth of the gate electrodes within the insulating film 2b of the isolation parts 2 is determined by the leak current between the storage electrodes on both sides of the word line and, therefore, it is effective to increase the mean cross section area by making the depth of the trenches 7a deeper on the side of the semiconductor substrate 1 in order to reduce the resistance of the word line. Accordingly, by making the depth of the trenches 7b deeper than the trenches 7a at this stage, the above described problem of the leak current between the storage electrodes can be avoided while the reduction of the resistance of word lines can be achieved.

In addition, another reason is that, at the time of filling in the trenches for forming word lines with a word line material (gate electrode material), it is better to have less unevenness on the interface on the 5 bottoms of the trenches 7a and 7b. In order to minimize the unevenness of the surfaces of the trenches 7a and 7b at the time of filling in the trenches 7a and 7b with the word line material, essentially the depths of the trenches 7a and 7b are 10 made equal. However, after forming the trenches 7b, as described later, it is necessary to form a sacrificial oxide film through a thermal oxidization method, or the like, in order to remove the damage at the time of trench formation in the semiconductor 15 substrate 1 and to remove that sacrificial oxide film with hydrofluoric acid, or the like. At the time of removing this sacrificial oxide film, since the insulating film 2b of the isolation parts 2 has a greater etching rate than the sacrificial oxide film 20 formed through the thermal oxidation method, the etching amount of the insulating film 2b, that is to say, the increase of the depth of the trenches 7a becomes larger than the etching amount of the semiconductor substrate 1, that is to say, the 25 increase of the depth of the trenches 7b. Therefore,

in order to make the depth of the trenches 7a and 7b more nearly equal at the time of filling in of the word line material, the depth of the trenches 7b is made deeper than the trenches 7a at the formation 5 stage of those trenches 7b so as to compensate the difference of the depth increase.

After the step of the above described formation of the trenches 7a and 7b, a thermal oxidization treatment is applied to the semiconductor substrate 1 10 so that the above described sacrificial oxide film, having the purpose of removing the damage, is formed within the trenches 7a and 7b. After forming such as sacrificial oxide film, impurities for adjusting the threshold voltage of the MIS-FETs for memory cell 15 selection are introduced into the semiconductor substrate 1 through an ion implantation method, or the like. By introducing impurities for threshold voltage adjustment after forming the sacrificial oxide film, the diffusion of the impurities can be controlled or 20 prevented so as to increase the operational reliability. As for the implantation of the impurities, the impurities can be implanted in all of the surfaces of the inner walls of the trenches 7b through the implantation in both directions of 25 diagonal to and perpendicular to the main surface of

the semiconductor substrate 1.

It is also possible to carry out the introduction of the impurities for adjusting threshold voltage through a vapor phase doping. In this case it 5 becomes possible to introduce impurities more uniformly in the inner surfaces of the trenches 7b compared to the case where impurities are introduced through the ion implantation method.

After the above described implantation of 10 impurities for adjusting threshold voltage, the sacrificial oxide film is removed with, for example, hydrofluoric acid. At this time the etching rate of the insulating film 2b of the isolation parts 2 which is exposed from the trenches 7a is larger than that of 15 the sacrificial oxide film and this is taken into consideration so as to have the difference between the depths of the trenches 7a and 7b and, therefore, as shown in Fig. 8, the trenches 7a are not deeper than the trenches 7b. Here, though the case is shown such 20 that the trenches 7b after the above step is deeper than the trenches 7a, they may be approximately equal. At this stage, it is preferable for the bottom of the interface between those trenches 7a and 7b not to have large and steep steps or unevenness compared to at the 25 time of the formation of the trenches 7a and 7b.

In addition, in the present Embodiment 1, the gate trenches are formed through the above described step etching method and, thereby, the undercuts beneath the hard mask can be prevented and trenches of 5 a desired depth which have a large radius of curvature of the bottom corners of the above described trenches can be gained. Thereby, the characteristics of the MIS-FETs of a buried gate electrode structure, especially the sub-threshold characteristics, can be 10 increased (sub-threshold coefficient can be made smaller). That is to say, the divergence of the electric field in the vicinity of the bottom corners within the trenches 7b can be relaxed so that the channel resistance can be reduced and a desired drain 15 current can be gained at a predetermined threshold voltage. Therefore, it becomes possible to increase the element driving performance. In addition, it becomes unnecessary to make the transistors of the depression type and, therefore, the increase of the 20 leak current can be prevented and it also becomes possible to prevent the increase of power consumption. In the present Embodiment 1, the radius of curvature of the bottom corners within the trenches 7b is made to be, for example, 10nm or more or, for example, 25 approximately 30nm. The radius of curvature in the

bottom corners within the trenches 7b is described in detail later.

Then, a gate oxidization treatment is applied to the semiconductor substrate 1 and, thereby, as shown in Fig. 9, a gate insulating film 8a made of silicon oxide, or the like, of, for example, the thickness of approximately 4nm is formed on the surface of the semiconductor substrate 1 which is exposed from the trenches 7b. After that, a gate insulating film 8b made of silicon nitride, or the like, of, for example, the thickness of approximately 10nm, is deposited thereon (within the trenches 7a and 7b) through a low pressure CVD method, or the like. Thereby, a gate insulating film 8 (8a, 8b) is formed within the trenches 7a and 7b. In the present Embodiment 1, the deterioration of the coverage of the gate insulating film 8a within the trenches 7a and 7b can be compensated for by forming a gate insulating film 8b through a CVD method, or the like, and, therefore, it becomes possible to increase the withstand voltage of the gate insulation. Fig. 10 schematically shows the case where the gate insulating film is formed only through a thermal oxidization method. In this case, the coverage of the gate insulating film 8a deteriorates due to the occurrence of stress

accompanying the formation of the thermal oxide film in the regions E of the bottom corners within the trenches 7b so that an electric field concentration easily occurs at those locations. That is to say, a 5 gate insulation breakdown occurs at these places so that a leak current flows between the gate electrodes G and the semiconductor substrate 1. Since an uneven part can easily be created on the interface part between the trenches 7a and 7b, this phenomenon easily 10 occurs in the case that the gate insulating film formed only through the thermal oxidization method. Here, the symbols SD denote source and drain regions. On the other hand, Figs. 11 (a) and 11 (b) 15 schematically show the case where the gate insulating film is formed through a CVD method. Fig. 11 (b) is an enlarged view of the region E of Fig. 11 (a). In this case, the gate insulating film grows in a conformal manner with respect to the base and, therefore, the coverage in the bottom corners within 20 the trenches can be increased so that the problem of the deterioration of the withstand voltage of the insulation of the bottom corners can be controlled or prevented. In addition, in the case that the gate insulating film is formed of a layered film through a 25 thermal oxidization method and a CVD method, the gate

insulating film 8b formed through the CVD method can compensate for the locations which cannot be covered with the gate insulating film 8a formed through the thermal oxidization method and, therefore, it becomes 5 possible to control or prevent the above described problem.

In addition, as for the material of the gate insulating film 8b, the following effects can be gained by selecting silicon nitride. First, in the 10 present Embodiment 1, though titanium silicide, or the like, is used as a material of a gate electrode, as described below, in this case the reliability of the gate insulating film can be increased when silicon nitride is used as a gate insulating film material. 15 This is because if the step of the formation of titanium silicide on the gate insulating film 8a, made of silicon oxide, is carried out under the conditions where the gate insulating film 8b, made of silicon nitride, doesn't exist, the gate insulating film 8a 20 deteriorates (for example, a leak current flows between the gate electrodes and the semiconductor substrate) as a result of absorption of oxygen in the gate insulating film 8a by titanium. In the case that polycrystal silicon, tungsten, or the like, are used 25 as the gate electrode material, silicon oxide film or

tantalum oxide ( $Ta_2O_5$ ), for example, can be used as a material of the gate insulating film 8b. Second, since the gate capacity can be increased, the sub-threshold coefficient can be made small. Accordingly, 5 it becomes possible to increase the element driving performance due to the increase of the ON/OFF current ratio without inviting an increase in power consumption. In the case that that tantalum oxide is used as a material of the gate insulating film 8b this 10 effect can be gained.

Next, as shown in Fig. 12, a gate electrode forming film 9a made of non-doped amorphous silicon which can be effectively filled in, for example, even into narrow trenches is deposited through a CVD 15 method, or the like, on the semiconductor substrate 1 including the trenches 7a and 7b and, after that, this is polished through a CMP method, or the like, as shown in Fig. 13, by using the insulating film 5, made of silicon nitride, or the like, as an etching 20 stopper. Thereby, the unevenness of the surface of the gate electrode forming film 9a due to the difference of the depths of the trenches 7a and 7b can be eliminated. At this stage, the top surface of the gate electrode forming film 9a within the trenches 7a 25 and 7b is at almost equal height to the top surface of

the remaining insulating film 5. Then, since the trench width has become larger within the trenches 7a and 7b due to the etching treatment, or the like, of the above described sacrificial oxide film by 5 hydrofluoric acid there are some cases where voids are formed in the gate electrode forming film 9a which is filled in into there and, therefore, the top part of the gate electrode forming film 9a is removed through etching by means of an isotropic etching treatment, or 10 the like, until the voids are opened using the insulating film 5 as an etching mask, as shown in Fig. 14. Though it is possible to carry out the removal of the gate electrode forming film 9a until the voids are opened through, only, etching, the etching proceeds 15 into gate electrode forming film 9a at the void bottom through this method so that the gate insulating film 8b is exposed therefrom so as to include the risk of defects. Accordingly, as described in the present embodiment, the step of removing the gate electrode 20 forming film 9a until the voids are opened can be carried out by CMP up to the midway in the process and by reducing the etching amount of the gate electrode forming film 9a at the void bottoms can be reduced so as to prevent the occurrence of the above described 25 problem.

After that, as shown in Fig. 15, after an insulating film 10 made of, for example, silicon nitride, is deposited through a CVD method, or the like, by etching back the insulating film 10 through an isotropic dry etching method, an insulating film 10 is filled in into the voids on the upper surface of the gate electrode forming film 9a which is filled in into the trenches 7a and 7b, as shown in Fig. 16. At this time the insulating film 10 is supposed not to leave a residue on the upper side walls of the trenches 7a and 7b.

Next, as shown in Fig. 17, the gate electrode forming film 9a is, again, etched back through an isotropic dry etching treatment. At this time, the insulating film 5 on the semiconductor substrate 1 and the insulating film 10 which is filled in in the voids of gate electrode forming film 9a are used as an etching mask. The reason why the insulating film 10 is formed in the voids in this way is that if the insulating film 10 does not exist the etching proceeds more in the void parts than in other parts at the time of the etching back treatment of the gate electrode forming film 9a and, therefore, the gate insulating film 8b is exposed so as to include the risk of defects. Accordingly, in the case that such a problem

doesn't occur the step of formation of the insulating film 10 may be eliminated. Then, an oxidization process is applied to the semiconductor substrate 1 and, thereby, amorphous silicon is oxidized and, after 5 that, the part oxidized by this is removed by hydrofluoric acid, or the like. Thereby, it becomes possible to remove the residue of amorphous silicon even if it remains within the trenches 7a and 7b.

After that, as shown in Fig. 18, a conductive film 11 10 made of, for example, titanium (Ti), or the like, is deposited through a CVD method, a spattering method, or the like, and then the conductive film 11 and the gate electrode forming film 9a cause a silicidation reaction through the process of annealing. After 15 that, by removing the conductive film 11 which hasn't reacted by using hydrogen peroxide, or the like, word lines WL (gate electrodes 9) made of, for example, titanium silicide, or the like, are formed within the trenches 7a and 7b as shown in Figs. 19 and 20. In 20 the present Embodiment 1, microscopic trenches 7a and 7b are filled in with amorphous silicon which makes an effective filling in possible and, after that, the amorphous silicon is made to be silicide through silicidation and, thereby, the gate electrodes 9 made 25 of titanium silicide, or the like, which is of low

resistance can be formed within the trenches 7a and 7b in an effective filled in manner. Here, the filled in gate electrode material is not limited to titanium silicide but, rather, can be changed in a variety of 5 ways. For example, the surface of the titanium silicide can be, further, nitrided so as to gain a structure where titanium nitride is layered. In this case, it becomes possible to increase the withstanding characteristics of the gate electrode at the time of 10 the cleaning treatment after contact holes are created in the insulating film so that gate electrodes are exposed in the later steps. In addition, by using metal, such as tungsten, the resistance of the word lines WL can be reduced to a great extent.

15 Furthermore, a structure can be gained wherein, for example, a polycrystal silicon of low resistance, tungsten nitride and tungsten are stacked in this order from the lower layer. In this case, by making the lowest layer of polycrystal silicon p-type, the 20 threshold voltage can be made larger by the difference of work function with the n-type silicon and, therefore, it becomes possible to secure a desired threshold voltage under the condition where the impurity concentration of the semiconductor substrate 25 1 is made lower. This effect can be gained in the

case that tungsten is used as a gate electrode material. In addition, the gate electrodes may be constructed of, only, a polycrystal silicon of low resistance.

5        In addition, in the present Embodiment 1, it is preferable that the top surfaces of the word lines WL (gate electrodes 9) are, formed in locations 40nm, or more, deeper than the main surface of the semiconductor substrate 1. Though it is not particularly limitative in the present Embodiment 1, the top surfaces of the word lines WL are formed at positions, for example, approximately 70nm deeper than the main surface of the semiconductor substrate 1. The reason is described later. In addition, Fig. 20  
10      shows a plan view of the main part of the memory cell region. The word lines WL are arranged so as to cross the active regions L. Two word lines WL are arranged so as to overlap in a plane over one active region L. The part in a word line WL which overlaps in a plane  
15      over an active region L becomes a gate electrode 9. Here, the active regions L are arranged diagonally to the extending direction of the word lines WL.  
20      Next, after an insulating film 12 made of, for example, silicon oxide is deposited on the  
25      semiconductor substrate 1 through a CVD method, or the

like, the insulating film 12 is polished through a CMP method, or the like, using the insulating film 5 as an etching stopper. Then, the remaining insulating film 5 is removed using heated phosphate and, thereby, a 5 cap insulating film 12a made of, for example, silicon oxide is formed on the word lines WL (gate electrodes 9) as shown in Fig. 21. At this stage, as shown in Fig. 22, the insulating film 2b of the isolation parts 2 remains in the lower part of the word lines WL (gate electrodes 9) within the trenches 7a. This is because 10 of controlling or preventing parasitic elements from being formed since parasitic elements are formed using the word lines WL as its parts when the thickness of the insulating film 2b secured on the bottom side of 15 the trenches 7a is too thin. As a result of the investigation by the present inventors, it is preferable that the thickness  $d$  of the insulating film 2b is, for example, approximately 100nm or more. In addition, the depth of the trenches 2b of the 20 isolation parts 2 is formed deeper than the trenches 7a and 7b in order to secure the element isolation performance.

Next, impurities for adjusting the threshold voltage of MIS-FETs of an ordinary gate electrode 25 structure, which is not a buried gate electrode type,

are selectively introduced to the semiconductor substrate 1 using a resist film as a mask. At this time, for example, boron is introduced to the nMIS forming regions while, for example, phosphorous is 5 introduced to the pMIS forming regions. Then, after removing the resist film which has been used at the time of impurity introduction for threshold voltage adjustment, the regions for forming buried gate electrodes 9 (word lines WL) in the main surface of 10 the semiconductor substrate 1 are covered with a resist film. After that, the oxide film on the main surface of the semiconductor substrate 1 is removed by using hydrofluoric acid, buffered hydrofluoric acid, or the like, and then a gate oxidization process is 15 applied to the semiconductor substrate 1 after the resist film is removed. Thereby, as shown in Fig. 23, a gate insulating film 13 is formed on the MIS-FET forming regions (regions for forming both nMIS and pMISI) of an ordinary gate electrode structure on the 20 main surface of the semiconductor substrate 1.

Next, after depositing an insulating film 14 made of, for example, silicon oxide, on the main surface of the semiconductor substrate 1 through a CVD method, or the like, this is patterned so that the 25 regions for forming word lines WL (buried gate

electrodes 9) are exposed and other regions are covered through a photolithographic technology and a dry etching technology. Then, impurities for sources and drains of MISFETs of the buried gate electrode 5 structure are introduced in the semiconductor substrate 1 using the insulating film 14 as a mask. Here, for example, phosphorous is introduced at 20keV in approximately  $2 \times 10^{13}/\text{cm}^2$ . Thereby, low concentration regions (second semiconductor regions) 10 15a, of which the impurity concentration is relatively low, are formed within the semiconductor regions for sources and drains. And, after that, the insulating film 14 is removed by hydrofluoric acid, or the like.

Next, after depositing a gate electrode forming 15 film 16a made of, for example, amorphous silicon on the main surface of the semiconductor substrate 1 through a CVD method, or the like, n-type gate regions and p-type gate regions are formed by implanting ions using a resist film as a mask. Then, after removing 20 the resist film, annealing is carried out in order to activate the impurities. After that, the gate electrode forming film 16a is patterned through a photolithographic technology and a dry etching technology so as to form ordinary gate electrodes 16, 25 as shown in Fig. 24. After that, low concentration

regions 17a and 18a are formed in a self-aligned manner with respect to the gate electrodes 16 by using the resist film as a mask and by introducing impurities for forming low concentration regions, of 5 which the impurity concentration is relatively low, through an ion implantation method, or the like, within the semiconductor regions for sources and drains of an ordinary gate electrode structure in the semiconductor substrate 1. Here, for nMIS and for 10 pMIS the above impurities are separately implanted by using separate resist films as masks. In nMIS forming regions, for example, phosphorous or arsenic are introduced while in pMIS forming regions, for example, boron is introduced.

15 Next, after depositing an insulating film made of, for example, silicon oxide through a CVD method, or the like, so as to cover the surface of the gate electrodes 16 on the main surface of the semiconductor substrate 1, by etching back the above through an anisotropic dry etching method, side walls 19 are 20 formed on the side surfaces of the gate electrodes 16. Then, impurities for forming high concentration regions, of which the impurity concentration is relatively high, are introduced through an ion 25 implantation method, or the like, within the

semiconductor regions for sources and drains of the MIS-FET of an ordinary gate electrode structure in the semiconductor substrate 1 by using the gate electrodes 16 and the side walls 19 as a mask and, therefore,  
5 high concentration regions 17b and 18b are formed in a self-aligned manner with respect to the gate electrodes 16. Here, for nMIS and for pMIS the above impurities are separately implanted by using separate resist films as masks. In nMIS forming regions, for  
10 example, phosphorous or arsenic are introduced while in pMIS forming regions, for example, boron is introduced. In this way, semiconductor regions 17 and 18 for the sources and drains of nMISQn and pMISQp are formed in the peripheral circuit region.

15 Next, after depositing an insulating film 20 made of silicon oxide of the thickness of, for example, approximately 100nm on the main surface of the semiconductor substrate 1, the top surface is made flat by polishing the above through a CMP method.  
20 Then, as shown in Figs. 25 and 26, contact holes 21 are formed in the insulating film 20 so as to expose the semiconductor regions (low concentration regions 15a) for the sources and drains of the MIS-FET (MIS-FET for memory cell selection) of a buried gate electrode structure. Fig. 26 shows a plan view of the main part  
25

of the memory cell region in the step of Fig. 25. The contact holes 21 are formed, for example, in a plane circular form and are arranged in positions overlapping the active regions L in a plane between 5 word lines WL (gate electrodes 9) neighboring each other. That is to say, the contact holes 21 are arranged so as to overlap on both ends and in the center of the active regions L in a plane manner. After that, a polycrystal silicon to which, for 10 example, phosphorous is doped, is deposited on the semiconductor substrate 1 and, after that, an annealing treatment is carried out for activating the impurities. At this time, impurities, (phosphorous) are diffused into the semiconductor substrate 1 from 15 the plug 22 and, thereby, high concentration regions are formed in the semiconductor regions for sources and drains of MIS-FET of a buried gate structure. After that, the polycrystal silicon film is polished through a CMP method, or the like, so as to remain 20 only within the contact holes 21 and, thereby, plugs 22 are formed within the contact holes 21. Fig. 27 shows an enlarged view of a MIS-FET (MIS-FETQs for memory cell selection) part of a buried gate electrode structure in the semiconductor substrate 1 after the 25 above step. The source and drain regions of MIS-FETQs

for memory cell selection have low concentration regions 15a and high concentration regions 15b formed in the upper part thereof. The borders between the low concentration regions 15a and the p well 3P are 5 formed in positions deeper than the top surface of the gate electrodes 9 (word lines WL) of a buried type. In addition, the borders between the high concentration regions 15b and the low concentration regions 15a are formed in positions shallower than the 10 top surface of the gate electrodes 9 (word lines WL) of a buried type. These high concentration regions 15b are formed through the diffusion of impurities from the plugs 22. Capacitor elements for information storage are electrically connected to one type of plug 15 22 (that is to say, high concentration regions 15b) while bit lines are electrically connected to the other type of plug 22 (that is to say, high concentration regions 15b).

Next, as shown in Fig. 28, an insulating film 23 20 made of, for example, silicon oxide is deposited on the semiconductor substrate 1 through a CVD method, or the like, of which the top surface is then made flat through a CMP method, or the like, and, after that, through holes 24a which expose the top surfaces of the 25 plugs 22 are formed in the insulating film 23 and

contact holes 24b which expose the semiconductor regions 17 and 18 for the sources and drains of nMISOn and pMISOp in the phosphorous circuit region are formed in the insulating films 23 and 20. Then, for 5 example, titanium and titanium nitride are deposited on the semiconductor substrate 1 in this order from the lower layer through a spattering method, a CVD method, or the like, and, after that, tungsten, or the like, is deposited through a CVD method, or the like.

10 Titanium and titanium nitride have functions as a barrier film for preventing tungsten and silicon from reacting during the heat treatment in the following capacitor formation steps. After that, the plug 25 is formed in through holes 24a and contact holes 24b by

15 polishing a layered film such as titanium, titanium nitride and tungsten, through a CMP method, or the like. At this time, the insulating film 23 functions as a stopper. After that, an insulating film 27a made of, for example, silicon oxide is formed on the

20 insulating film 23 and, after that, trenches for forming wires are formed in the former film. Then, on top of this, a conductive film, such as tungsten, is deposited through a spattering method, or the like, and, after that, by polishing the above through a CMP

25 method, or the like, bit lines BL and the first layer

wires 26 of a buried type are formed. Here, a plan view of the main part of the memory cell region at this stage is shown in Fig. 29. The bit lines BL extend in the direction perpendicular to the word lines WL in a plane manner and are arranged so as to overlap the contact holes 21 in the middle of the active regions L in a plane manner.

Next, as shown in Fig. 28, after depositing an insulating film 27b made of, for example, silicon oxide on the semiconductor substrate 1 through a CVD method, or the like, an insulating film 28 made of, for example, silicon nitride is further deposited thereon. Then, through holes 29 for connecting the lower electrodes of the capacitors and plug 22 are formed in the insulating film 28 and, after that, an insulating film 30 made of, for example, silicon oxide is deposited on the insulating film 28 through a CVD method, or the like. After that, capacitor holes 31 are created in the insulating film 30. At this time, by carrying out etching under the condition that silicon oxide has a higher etching rate than silicon nitride, the insulating films 23 and 27, which are exposed from the through holes 29 at the bottoms of the capacitor holes 31, are removed through etching using the insulating film 28 as a mask and, thereby,

through holes 32 which expose the top surfaces of the plugs 22 are formed.

Next, as shown in Fig. 28, capacitor elements C for information storage are formed by forming lower 5 electrodes 33a, capacitor insulating film 33b and upper electrodes 33c. The lower electrodes 33a are made of a low resistance polycrystal silicon film to which, for example, P (phosphorous) is doped and are electrically connected to the plugs 22 through the 10 through holes 32. The capacitor insulating film 33b is, for example, made of a layered film of a silicon oxide and a silicon nitride film or tantalum oxide ( $Ta_2O_5$ ) while the upper electrodes 33c are, for example, made of titanium nitride. Next, an 15 insulating film 34 made of, for example, silicon oxide is deposited on the insulating film 30 through a CVD method, or the like, and, after that, plugs 35 which are connected to the upper electrodes 33c and the first layer wires 26 in the peripheral circuit region 20 are formed in the same way as the above described plugs 25 (same method and same materials) and, in addition, the second layer wires 36 are formed on the insulating film 34 in the same way as the first layer wires 26. Here, for example, aluminum or aluminum 25 alloy can be used as the material for the second layer

wires 36. The second layer wires 36 are electrically connected to the upper electrodes 33c and the first layer wires 26 through the plugs 35. After that, an insulating film 37 made of, for example, silicon oxide 5 is deposited on the insulating film 34 through a CVD method, or the like, and, after that, plugs 38 which are connected to the second layer wires 36 are formed in the same way as the above described plugs 25 (same method and materials) and, in addition, the third 10 layer wires 39 are formed on the insulating film 37 in the same way as the second layer wires 36. The materials for the third layer wires 39 are the same as those for the second layer wires 36. The second layer wires 39 are electrically connected to the second 15 layer wires 36 through the plugs 38.

Next, operations and working effects of the semiconductor integrated circuit device according to the present Embodiment 1 are described. Fig. 31 is an exemplary view schematically showing the cross section 20 of MIS-FETQs for memory cell selection in the semiconductor integrated circuit device according to the present Embodiment 1. First, since the present Embodiment 1 has a structure where gate electrodes 9 (word lines WL) are buried in the semiconductor 25 substrate 1 so that the effective channel length can

be made longer, the impurity concentration of the semiconductor substrate 1 can be lowered. Thereby, the junction electric field intensity in the sources and drains can be made smaller. In addition, the 5 capacitance between the plugs 22, to which the bit lines BL and lower electrodes 33a are connected, and word lines WL (gate electrodes 9) can be lowered so that it becomes possible to increase the transmission rate of signals.

10 In addition, the electric field intensity of pn junctions in the source and drain regions of MIS-FETQs for memory cell selection, at the time when switched off (for example, at the time when the gate voltage is 0V), can be reduced. The electric field intensity of 15 the pn junctions in the source and drain regions have factors determined by the impurities and factors determined by the radius of curvature at the pn junction edges. In the case of a buried gate electrode structure, as shown in Fig. 32, the pn 20 junction edges in the source and drain regions are overlapped with the gate electrodes 9, that is to say, since the borders between the semiconductor regions 15b and the p well 3P are formed deeper than the top surfaces of the gate electrodes 9, the radius of 25 curvature is quite large or infinite.

Correspondingly, the electric field intensity of the pn junctions of the source and drain regions can be reduced. According to the experiments by the present inventors, however, in the case that the distance La 5 between the edge part of the depletion layer 40 at the pn junction part of the source and drain regions to which a capacitor element C for information storage is connected and the upper edge part of a gate electrode 9 is too short, the electric field intensity becomes 10 large due to the potential difference between the semiconductor regions 15b, which become sources and drains, and the gate electrodes 9, at the time when switched off. For example, Figs. 33a and 33b are views for describing the influence on the depletion 15 layer space charges by the potential of a gate electrode 9. Fig. 33a shows an ordinary condition. Here, in the case that an edge part of a gate electrode 9 becomes closer to the n-type neutral region (approximately equal to the semiconductor 20 region 15b) under the condition where the potential of a semiconductor region 15b (n region) is higher than the potential of a gate electrode 9 (at the time when the semiconductor region 15b is backward biased and the gate electrode 9 is not selected (at the time of 25 being switched off)), a distortion occurs in the space

charge distribution within the depletion layer which becomes narrower in parts, as shown in Fig. 33b, due to the potential difference between the semiconductor region 15b and the gate electrode 9. A leak current 5 occurs through band gap parts which have become narrower in the above manner. Especially in the case that an impurity level exists in a distorted part of the band gap, a leak current easily occurs through a trap assisted tunneling phenomenon. Then, the present 10 Embodiment 1 has a structure wherein the top surfaces of the gate electrodes 9 are lowered to the extent where the effect of the above described distortion in the band gap can be ignored. According to the experimental results by the present inventors, the 15 electric field due to the above described potential difference can be lowered so that the electric field intensity of the pn junctions can be reduced in total by making the top surfaces of the gate electrodes 9 40nm or more deeper than the main surface of the 20 semiconductor substrate 1 or by making the above described distance La 40nm or more, though, generally, the above description does not always hold true because other factors may change the case. Here, the thickness of the cap insulating film 12a on the gate 25 electrodes 9 in this structure becomes, for example,

40nm or more. And, in the case of an ordinary gate electrode structure, though the side walls provided on the side surfaces of the gate electrodes can secure the above described distance  $La$ , the film thickness of 5 the side walls is becoming thinner together with miniaturization, in addition to the structure that the gate electrode edge parts, low concentration regions and high concentration regions are arranged in line along the main surface of the semiconductor substrate 10 1. In the case of the present Embodiment 1, in the structure the high concentration regions 15a for the sources and drains, the low concentration regions 15a and the gate electrode edge parts are arranged along the direction of the thickness of the semiconductor 15 substrate 1 and, therefore, it is possible to scale down the occupied area of the MIS-FETQs for memory cell selection by securing, to a certain degree, the distance  $La$  or by making the thickness of the cap insulating film 12a, corresponding to the side walls, 20 thicker and, therefore, an advantageous structure for a DRAM which requires a higher integration is achieved.

In this way, in the present Embodiment 1, the junction electric field intensity can be reduced in 25 the source and drain regions of the MIS-FETQs for

memory cell selection and, accordingly, the refreshing time can be made longer. Therefore, the charging and discharging cycle at the time of refreshing can be made longer and, accordingly, it becomes possible to 5 reduce the power consumption of the DRAM. For example, in the case of the same cell size, the refreshing time can be extended to 300ms, in comparison with the 100ms of a memory cell structure (MIS-FET for memory cell selection of an ordinary gate 10 electrode structure) of an asymmetric type DRAM. As a result, the power consumption at the time of waiting can be reduced to approximately 0.5mA from 1.2mA in the case of the above asymmetric type.

Next, the effects of an increase in the sub-threshold characteristics (sub-threshold coefficient becomes smaller) through the formation of rounding in the bottom corners within the trenches 7b are 15 described. The sub-threshold coefficient S is the width of the gate voltage which is required to change the drain current by one digit and can be expressed by 20  $S = \ln 10 \cdot kT/q(1 + (C_d + C_{it})/C_{ox})$ , and the smaller the value is the more preferable it is. Here, the depletion layer capacitance is denoted as  $C_d$ , the interface level (equivalent capacitance) is denoted as 25  $C_{it}$  and the gate capacitance is denoted as  $C_{ox}$ .

In the case that the bottom corners within the trenches 7b do not have rounding, that is to say, the radius of curvature of the bottom corners becomes smaller, the channel resistance increases and the sub-threshold coefficient becomes larger. Fig. 34 shows the relationship between the current characteristics of the MIS-FET and the sub-threshold coefficient. The curve S1 shows the case where the sub-threshold coefficient S is small while the curve S2a and S2b show the cases where the sub-threshold coefficient S is large. The curve S2a where the sub-threshold coefficient S is large converts to the curve S2b which is gained by shifting the curve S2a in the left direction in Fig. 34 when a desired drain current can be gained in the case that the channel implantation, or the like, is reduced for the purpose of gaining a desired drain current  $I_d$  (for example, 10nA) at a constant threshold voltage  $V_{th}$ . In this case, however, the transistor becomes a depression type where a leak current increases at the time when the gate voltage is 0V (at the time of being switched off). That is to say, the power consumption increases. Therefore, in the present Embodiment 1 roundness is given to the bottoms of the trenches 7b. Fig. 35 shows the relationship between the radius of

curvature of the bottom corners within the trenches 7b and the sub-threshold coefficient gained by the experiments of the present inventors. According to the experimental results of the present inventors, it 5 is determined to be effective when the radius of curvature is set so that the sub-threshold coefficient has the value smaller than 100. Though the sub-threshold coefficient S changes due to the depletion layer capacitance, the interface level and the gate 10 capacitance as shown in the above equation so as not to gain the sweeping generalization, in the case that the radius of curvature is 10nm or less the sub-threshold coefficient is too large to have a large ON/OFF current ratio and in the case that the radius 15 of curvature is made to be 10nm or more the sub-threshold coefficient can be made to be 90mV/decade or less so as to have a large ON/OFF current ratio. Accordingly, the driving performance of the MIS-FETQs for memory cell selection can be improved so that the 20 operation speed (operation speed of writing in or reading out) can be increased. In addition, the sub-threshold coefficient can be made small so as not to increase the leak current at the time of being switched off and it becomes possible to prevent the 25 power consumption from increasing. Here, the larger

the gate capacitance is the smaller the sub-threshold coefficient becomes. Accordingly, the film thickness of the gate insulating film may be made thinner or materials of high dielectric constant (for example, 5 silicon nitride or tantalum oxide) may be utilized as a material for part of, or all of, the gate insulating film. In addition, the smaller the depletion layer capacitance is the smaller the sub-threshold coefficient must be. For this purpose, the impurity 10 concentration of the semiconductor substrate 1 is made low or the substrate bias is made deeper (to the negative side) or the structure of the combination of these may be gained. In the case that the substrate bias is made deeper (directed to the minus) the p well 15 3P (p well 3P for the memory region) wherein the MIS-FETQs for memory cell selection are formed in the semiconductor substrate 1 is surrounded by the buried n well which is provided on the bottom and on the sides thereof so as to gain a structure that is 20 electrically isolated from the p well 3P formed in the peripheral circuit region and in this condition, the potential of the p well 3P wherein the MIS-FETQs for memory cell selection are formed may be controlled, that is to say, may be made larger in the direction of 25 minus so as to be in a negative potential. In this

case, the contact capacitance between the sources and drains of the MIS-FETQs for memory cell selection and the p well 3P can be reduced. In addition, the lower the interface level density is the smaller the sub-  
5 threshold coefficient becomes.

(Embodiment 2)

In the present Embodiment 2 a variant example of a process for a DRAM according to the above described Embodiment 1 is described.

10 First, as shown in Fig. 36, in the same way as in the above described Embodiment 1, insulating films 4 and 5 are formed on the semiconductor substrate 1 and, after that, using these as a mask trenches 7, of which the depth is, for example, approximately 230nm  
15 to 250nm, in the semiconductor substrate 1. The formation of these trenches 7 is carried out through the above described two step etching process. That is to say, by changing the dry etching conditions at the time of trench processing, corner parts within the  
20 trenches 7, of which the plane dimension is small, are removed so as to perform rounding to make the radius of curvature of the corners formed between the inner surfaces and the bottoms of the trenches 7 approximately, for example, 40nm. In the present  
25 Embodiment 2, trenches 7 of approximately the same

depth as above are formed, at the same time, in the border parts between the semiconductor substrate 1 and the isolation parts 2.

Then, after carrying out a sacrificial oxidation process and a sacrificial oxide film removal process in the same way as in the above described Embodiment 1, as shown in Fig. 37, a gate insulating film 8a made of a silicon oxide film of, for example, the thickness of approximately 4nm, through a thermal oxidation method and, after that, a gate insulating film 8b made of silicon nitride of, for example, the thickness of approximately 8nm, is deposited thereon through a CVD method. After that, a gate electrode forming film 9a made of tungsten, or the like, of, for example, the thickness of approximately 70nm is deposited on the semiconductor substrate 1 and, after that, this is etched back through a dry etching method. After that, the insulating film 5 is removed through etching. Thereby, as shown in Fig. 38, gate electrodes 9 are formed only within the trenches 7. At this time, the top surfaces of the gate electrodes 9 are lower than the top surface of the semiconductor substrate 1. Here, in the same way as in the above described Embodiment 1, the depth from the main surface of the semiconductor substrate 1 to the top surface of the

gate electrodes 9 within the trenches 7 is, for example, approximately 70nm. After that, low concentration regions 15a, of which the impurity concentration is relatively low, are formed within the 5 semiconductor regions for the sources and drains of MIS-FETs for memory cell selection in the semiconductor substrate 1.

Next, after depositing an insulating film made of silicon nitride of, for example, the thickness of 10 approximately 20nm, on the semiconductor substrate 1 through a CVD method, or the like, this is etched back through a dry etching method so as to form, as shown in Fig. 39, side walls 41 on the upper parts (side surfaces between the top surfaces of the gate 15 electrodes 9 and the aperture parts of the trenches 7) of the inner surfaces of the trenches 7. Those side walls 41 are for controlling or preventing the peeling of the gate insulating film 8a. Then, as shown in Fig. 40, after depositing an insulating film 42 made 20 of silicon nitride of, for example, approximately 150nm on the main surface of the semiconductor substrate 1 through a CVD method, or the like, by polishing and reducing this by, for example, approximately 80nm through a CMP method, or the like, 25 the top surface of the insulating film 42 is made

flat. Then, the parts of this insulating film 42 which are deposited on the peripheral circuit region as described in the above Embodiment 1 are removed through a photolithographic technology and a dry 5 etching technology. Accordingly, the insulating film 42 is formed on the main surface of the semiconductor substrate 1 so as to cover the memory cell region. In addition, part of the insulating film 42 is filled in the upper parts within the trenches 7 so as to have 10 the same functions as a cap insulating film.

Next, after forming nMISQn and pMISQp in the peripheral circuit region in the same way as in the above described Embodiment 1, as shown in Fig. 41, contact holes 21 are formed in the insulating film 42 15 so as to expose the parts of the low concentration regions 15a for the sources and drains of the MIS-FETs for memory cell selection through a dry etching method, or the like. At this time, in the present Embodiment 2, the etching is carried out under the 20 condition where the etching rate for silicon nitride is faster than that for silicon oxide. Thereby, it becomes possible to control or prevent the upper parts of the isolation parts 2 from being shaved through etching even in the case that over-etching takes place 25 under the condition where, for example, the isolation

parts 2 (an isolation film 2b made of silicon oxide, or the like) are exposed from the bottoms of the contact holes 21. Then, by ion implantation of, for example, phosphorous through the contact holes 21, 5 high concentration regions 15a are formed in the upper parts (upper parts of the low concentration regions 15a) in the semiconductor substrate 1. After that, a conductive film, such as tungsten, or the like, is deposited on the semiconductor substrate 1 and, after 10 that, bit lines BL are formed by patterning the above conductive film. The following steps are the same as in the above described Embodiment 1 and, therefore, the description thereof is omitted.

15 In the present Embodiment 2, it becomes possible to gain the following effects in addition to the effects gained in the above described Embodiment 1.

That is to say, at the time of formation of contact holes 21 in the insulating film 42 through a dry etching method, or the like, by carrying out the etching under the condition where the etching rate of silicon nitride is faster than that for silicon oxide, it becomes possible to control or prevent the upper parts of the isolation parts 2 from being shaved through the etching even in the case that over-etching 25 takes place under the condition where, for example,

the isolation parts 2 are exposed from the bottoms of the contact holes 21. Accordingly, it becomes possible to increase the reliability and yield of the MIS-FETs for memory cell selection.

5 (Embodiment 3)

In the present Embodiment 3, a variant example of a process for a DRAM according to the above described Embodiments 1 or 2 is described.

First, after undertaking the step of Fig. 39, 10 which has been described in the above Embodiment 2, by etching back the insulating film 42, described in Fig. 40, through a dry etching method, as shown in Fig. 42, a cap insulating film 42a made of, for example, silicon nitride, is formed on the gate electrodes 9 in 15 the upper parts within the trenches 7. When the etching amount of the insulating film 42 at this time is, for example, approximately 90nm, a cap insulating film 42a of, for example, the thickness of approximately 50nm, is filled in within the trenches 20 7.

Then, as shown in Fig. 43, after forming an insulating film 20 made of silicon oxide of, for example, the thickness of approximately 100nm, on the semiconductor substrate 1 through a CVD method, or the 25 like, contact holes 21 for bit lines are created in

the insulating film 20, as shown in Fig. 44, by using the resist film 6b as an etching mask.

At this time, in the present Embodiment 3, the etching is carried out under the condition that the 5 etching rate for silicon nitride is faster than that for silicon oxide. In the present Embodiment 3, since the cap insulating film 42a is made of silicon nitride, the contact holes 21 can be prevented from reaching the gate electrodes 9 because of the slow 10 etching rate of the cap insulating film 42a even in the case that over-etching takes place at the time of formation of the contact holes 21. That is to say, the contact holes 21 can be formed in a self-aligned manner with respect to the gate electrodes 9. In 15 addition, in the same way as in the above described Embodiment 2, even in the case that the parts of the isolation parts 2 are exposed from the contact holes 21, they are not shaved off to a great extent through etching.

20 In addition, here, in the case that the threshold voltage of the MIS-FETQs for memory cell selection is low at the time of completion, impurities (for example, boron) for adjusting this threshold voltage may be implanted in the amount of 25 approximately  $1 \times 10^{12}/\text{cm}^2$  to  $1 \times 10^{13}/\text{cm}^2$  at, for

example, the energy level of approximately 20keV to 50keV through the contact holes 21. Thereby, as shown in Fig. 45, p- type semiconductor regions 43 are formed below the low concentration regions 15a to 5 which bit lines are connected. After that, for example, phosphorous is ion implanted through the contact holes 21 so as to form high concentration regions 15b.

Next, as shown in Fig. 46, after depositing an 10 insulating film 44 made of silicon oxide of, for example, the thickness of approximately 300nm on the semiconductor substrate 1, contact holes 45 for capacitors are created in the insulating films 44 and 20. At this time, also, in the present Embodiment 3, 15 by carrying out the etching under the condition where the etching rate for silicon nitride is faster than that for silicon oxide, the contact holes 45 can be prevented from reaching the gate electrodes 9 because of the slow etching rate of the cap insulating film 20 42a even in the case that over-etching takes place at the time of the formation of the contact holes 45. That is to say, the contact holes 45 can be formed in a self-aligned manner with respect to the gate electrodes 9. In addition, in the same way as in the 25 above described Embodiment 2, even in the case that

parts of the isolation parts 2 are exposed from the contact holes 45, they are not shaved off to a great extent through etching.

In addition, here, for example, phosphorous is  
5 ion implanted in the amount of approximately  $1 \times 10^{13}/\text{cm}^2$  to  $3 \times 10^{13}/\text{cm}^2$  at the energy level of approximately 20keV to 50keV through the contact holes 45 and, thereby, n-type semiconductor regions 46, of which the impurity concentration is lower than the low 10 concentration regions 15a are formed. These n-type semiconductor regions 46 have the function of relaxing the junction electric field intensity in the semiconductor regions for the sources and drains of the MIS-FETs for memory cell selection of the above 15 described buried gate structure.

Then, after forming plugs 47 within the contact holes 45 as the same way as the above described plugs 22 by defusing the impurities of plugs 47 into the semiconductor substrate 1, high concentration regions 20 15b are formed in the upper parts (upper parts of the low concentration regions 15a) in the semiconductor substrate 1. After that, the lower electrodes 33a of the capacitor elements for information storage are formed and, then, a capacitor insulating film 33b is 25 formed so as to cover the surface thereof and, in

addition, the upper electrodes 33c are formed. Here also, in the present Embodiment 3, in the same way as in the above described Embodiment 1, as shown in Fig. 47, the contact holes 21 for bit lines and the contact holes 21 for capacitor elements may be created at the same time so that the high concentration regions 15b are formed through the impurity diffusion from the plugs 22 filled in inside the contact holes. Here, the symbol Va represents the regions to which the impurities for adjusting the threshold voltage of the MIS-FETQs for memory cell selection are introduced.

In the present Embodiment 3, it becomes possible to gain the following effects in addition to the effects gained in the above described Embodiments 1 and 2.

(1) It becomes possible to lower the junction electric field intensity of the sources and drains by additionally forming the semiconductor regions 46 of low impurity concentration beneath the low concentration regions 15a for the sources and drains to which capacitor elements C for information storage are electrically connected. Thereby, it becomes possible to lower the leak current.

(2) It becomes possible to compensate for the reduction of the threshold voltage, due to the

concentration decrease of boron which has been implanted into the channels, by ion implantation of boron only into the low concentration regions 15a for the sources and drains to which bit lines BL are

5 connected.

(3) By forming the cap insulating film 42a of a silicon nitride film, by forming the insulating films 20 and 44 thereon of a silicon oxide film and by carrying out the etching under the condition where the 10 etching rate for silicon nitride is faster than that for silicon oxide at the time of formation of the contact holes 21 and 45, it becomes possible to prevent the contact holes 21 and 45 from reaching the gate electrodes 9 because of the slow etching rate of 15 the cap insulating film 42a even in the case that over-etching takes place at the time of the formation of the contact holes 21 and 45.

(4) The contact holes 21 and 45 can be formed in a self-aligned manner with respect to the gate 20 electrodes 9 due to the above described (3). Accordingly, it becomes possible to attempt the increase of the element integration.

(5) By forming the cap insulating film 42a on the buried gate electrodes 9 of a silicon nitride film 25 so as to be used as an etching stopper at the time of

formation of the contact holes 21 and 45, it becomes possible to reduce the over-etching amount of the insulating film (including the cap insulating film 42a, the gate insulating films 8a and 8b) which covers 5 the side wall parts of the sources and drains at the time of opening of the contact holes 21 and 45.

(6) It becomes possible to prevent the distance between the plugs 47 and the edge parts of the gate electrodes 9 from becoming small because of the above 10 described (5).

(7) It becomes possible to avoid the problems caused by the small distance between the high concentration regions and the edge parts of the gate electrodes 9 in the case that high concentration 15 regions are formed on the source and drain regions which are exposed at the bottom of the contact holes after the contact hole formation step (including ion injection in addition to the solid phase diffusion from the polysilicon plugs) because of the above 20 described (5).

(Embodiment 4)

The present Embodiment 4 describes the case where the MIS-FETs which form the peripheral circuit of the DRAM are made to have a buried gate electrode 25 structure.

Fig. 48 shows a cross section of the main parts of the memory cell region and the peripheral circuit region of the DRAM. The structure of the MIS-FETQs for memory cell selection in the memory cell region is the 5 same as in the above described Embodiments 1 to 3, of which the description is omitted.

The nMISQn and pMISQp which form the peripheral circuit have the gate electrodes 9 of a buried type, a gate insulating film 8 and semiconductor regions 48 and 49 for the sources and drains. The gate 10 electrodes 9 of the nMISQn and pMISQp are buried in the trench 7c (the third trench for forming wires) which are formed in the semiconductor substrate 1 via the gate insulating film 8. Though the depth of the 15 trench 7c is approximately the same as that of the trenches 7a and 7b, the plane dimensions of the trench 7c is larger than the plane dimensions of the trenches 7a and 7b of the memory cell region. In the present Embodiment 4 the materials or the formation steps, for 20 example, of the gate electrodes 9 of the nMISQn and pMISQp are the same as those of the gate electrodes 9 in the memory cell region and, thereby, the number of steps can be reduced. The gate width and the gate 25 length of the nMISQn and the pMISQp are larger than the gate width and the gate length of the MIS-FETQs

for memory cell selection. This is because, in some cases, the peripheral circuit requires other element characteristics (for example, higher driving performance) than in the memory cell region. Here,  
5 the gate electrodes 9 of the nMISQn and pMISQp may be formed of a material other than that of the gate electrodes 9 of the MIS-FETQs for memory cell selection or may be formed in another step. It becomes possible to gain the necessary characteristics  
10 for the MIS-FETs for the memory cells and for the peripheral circuit, respectively, by making up the gate electrodes 9 of the nMISQn and pMISQp of a material other than that of the gate electrodes 9 of the MIS-FETQs for memory cell selection. Here, in the  
15 case that the gate electrode formation step is same as in the formation of the memory cells and the formation of the peripheral circuit, the buried depth (depth of the top surface from the semiconductor substrate surface) of the gate electrodes 9 of the nMISQn and pMISQp is the same as that for the gate electrodes 9 of the MIS-FETQs for memory cell selection.

Accordingly, the thickness of the cap insulating film  
12a (42a) above the gate electrodes 9 is approximately the same as that in the memory cell region.

25 The gate insulating film 8 of the nMISQn and

pMISQp is formed of the same material and in the same steps as the gate insulating films 8a and 8b of the MIS•FETQs for memory cell selection. Accordingly, the gate insulating film 8 of the nMISQn and pMISQp

5 becomes a laminated film of a thermal oxide film and a CVD oxide film. Here, the gate insulating film 8 of the nMISQn and pMISQp may be formed of a material other than the gate insulating films 8a and 8b and may be formed in steps other than those of the gate

10 insulating films 8a and 8b of the MIS•FETQs for memory cell selection. In this case, it becomes possible to gain the necessary characteristics for the MIS•FETs for the peripheral circuit by selecting the desired thickness or the dielectric constant, or the like, of

15 the gate insulating film 8 of the MIS•FETs for the peripheral circuit.

The semiconductor regions 48 and 49 for the sources and drains of the nMISQn and pMISQp are formed, for example, in the steps other than those for

20 the semiconductor regions (low concentration regions 15a and high concentration regions 15b) for the sources and drains of the MIS•FETQs for memory cell selection in the memory cell region. The semiconductor regions 48 for the sources and drains of

25 the nMISQn have low concentration regions 48a and high

concentration regions 48b. In addition, the semiconductor regions 49 for the sources and drains of the pMISQp have low concentration regions 49a and high concentration regions 49b. The low concentration 5 regions 48a and the high concentration regions 48b both have, for example, phosphorous introduced therein so as to be set to be n-type and the high concentration regions 48b have therein a comparatively higher impurity concentration than the low 10 concentration regions 48a. Those low concentration regions 48a, high concentration regions 48b or low concentration regions 49a and high concentration regions 49b can be formed using the same mask. For example, in the case of the nMISQn, after the 15 formation of the gate electrodes 9 of the memory cells and in the peripheral circuit region, a mask which has aperture parts in the nMISQn region and covers the pMISQp and the MIS-FETQs for memory cell selection is formed so as to carry out an introduction of 20 impurities through aperture parts of the above mask for forming low concentration regions 48a and high concentration regions 48b in the semiconductor regions 48 for the sources and drains of the nMISQn. At this time, the introduction of the impurities to the low 25 concentration regions 48a is set to be carried out by

a larger electric field intensity and a lower amount of implanted impurities than the introduction of the impurities into the high concentration regions 48b and, thereby, the low concentration regions 48a and 5 the high concentration regions 48b can be implanted in different manners so that the desired impurity concentration distributions can be gained. In addition, in the case of pMISQp, in the same way, the low concentration regions 49a and the high 10 concentration regions 49b can be formed through different implantations by controlling the electric field intensity and by controlling the implantation amount of the impurity implantation using the same mask.

15 In the present Embodiment 4, the low concentration regions 48a and 49a, respectively, are formed so as to be distributed in deeper positions than the low concentration regions 15a of the MIS-FETQs for memory cell selection, while the high 20 concentration regions 48b and 49b are formed so as to be distributed in deeper positions than the high concentration regions 15b of the MIS-FETQs for memory cell selection. Thereby, it becomes possible to increase the driving performance of the nMISQn and 25 pMISQp which form the peripheral circuit. Here, the

borders between the low concentration regions 48a and the high concentration regions 48b, as well as the borders between the low concentration regions 49a and the high concentration regions 49b are positioned  
5 shallower than the upper surface of the gate electrodes 9. In addition, the borders between the low concentration regions 48a and the p well 3P, as well as the borders between the low concentration regions 49a and the n well 3N, are positioned at a  
10 depth between the top and bottom of the gate electrodes 9. Here, a conductive film 50 made of, for example, titanium silicide is formed on the contact interface between the high concentration regions 48b and 49b and the plugs 25 so that it becomes possible  
15 to reduce the contact resistance between the plugs 25 and the high concentration regions 48b and 49b.

According to the present Embodiment 4, as described above, it becomes possible to gain the following effects in addition, to the effects gained  
20 from the above described Embodiments 1 to 3.

(1) By making the gate electrodes 9 of the MIS-FETQs for memory cell selection and the gate electrodes 9 of the nMISQn and pMISQp in the peripheral circuit be a buried type, it becomes  
25 possible to make the level of those elements (level of

the gate electrodes 9) be equal and, thereby, it becomes possible to increase the facility of the wiring connection with respect to the nMISQn and pMISQp in the MIS-FETQs for memory cell selection and 5 in the peripheral circuit (especially a direct part of the peripheral circuit, for example, a sense amplification circuit).

(2) Since the uniformity of the main surface of the semiconductor substrate 1 can be increased, it 10 becomes possible to increase the reliability of the wiring formed on the semiconductor substrate 1.

(3) It becomes possible to implement a multilayered structure of the wiring layers in accordance with the above described (2).

15 (4) Because of the structure where the high concentration regions and low concentration regions for the sources and drains in the MISFETs of the peripheral circuit and the edge parts of the gate electrodes are arranged longitudinally along the 20 direction of the thickness of the semiconductor substrate, it becomes possible to form the low concentration regions and the high concentration regions using the same mask by controlling the electric field intensity and the implantation amount 25 of the impurity implantation.

Though, as described above, the invention created by the present inventors is concretely described based on the embodiments, the present invention is not limited to the above described 5 Embodiments 1 to 4 but, rather, it is, of course, possible to be modified in a variety of ways without deviating from the scope of the gist.

In the above described Embodiments 1 to 4, for example, though the case is described where the high 10 concentration regions and the low concentration regions are provided as the semiconductor regions for the sources and drains of the MIS-FETs for memory cell selection, the present invention is not limited to this but, rather, may have a structure where, for 15 example, only low concentration regions are provided.

In addition, in the above described Embodiments 1 to 4, though the case is described where the gate insulating film of the MIS-FETs for memory cell selection and the MISFETs in the peripheral circuit is 20 a laminated film of a thermal oxide film and a CVD film, the invention is not limited to this but, rather, the gate insulating film may be formed of a single film of an insulating film made of silicon 25 nitride, or the like, formed through, for example, a CVD method.

Though, in the above description, the case where the invention created by the present inventors is applied mainly in a DRAM as a field of application, which is part of the background technology of the 5 invention, the invention is not limited to this but, rather, can, for example, be applied in a semiconductor integrated circuit device which has a DRAM and a logic circuit on the same semiconductor substrate.

10

#### [Effects of the Invention]

The effects gained by a representative aspect of the invention which is disclosed in the present application may be briefly described as follows:

15

(1) Since the effective channel length can be made longer because of the buried structure of the gate electrodes in the semiconductor substrate according to the present invention, the impurity concentration of the semiconductor substrate can be 20 reduced. Thereby, it becomes possible to reduce the junction electric field intensity in the sources and drains.

25

(2) Since the capacity between the plugs to which the bit lines and the lower electrodes are connected and the word lines (gate electrodes) can be

reduced because of the buried structure of the gate electrodes in the semiconductor substrate according to the present invention, it becomes possible to increase the transmission speed of signals.

5 (3) According to the present invention it becomes possible to reduce the junction electric field intensity in the source and drain regions of the transistors for memory cell selection at the time of being turned off.

10 (4) According to the present invention the electric field due to the potential gap can be reduced by lowering the upper surface of the gate electrodes from the substrate surface to the degree (for example, 40nm or more) so as to ignore the effects of the band 15 gap distortion so that it becomes possible to totally eliminate the junction electric field intensity in the source and drain regions of the transistors for memory cell selection.

20 (5) According to the present invention, the junction electric field intensity in the source and drain regions of the transistors for memory cell selection can be eliminated and, accordingly, the refreshing time can be made long. Therefore, the charging and discharging cycle at the time of 25 refreshing operation can be made long and,

accordingly, it becomes possible to reduce the power consumption of the semiconductor integrated circuit device which has a DRAM.

(6) According to the present invention, the sub-threshold coefficient can be made small by rounding (for example, the radius of curvature is 10nm or more) the bottom corner parts of the trenches for forming wires and, therefore, it becomes possible to make the ON/OFF current ratio large.

(7) It becomes possible to increase the driving performance of the transistors for memory cell selection in accordance with the above (6).

(8) It becomes possible to increase the operational speed of the transistors for memory cell selection in accordance with the above (6).

(9) Since the sub-threshold coefficient can be made small in accordance with the above (6), it becomes possible to prevent the increase of the power consumption without increasing the leak current at the time of being turned off.

(10) Since the coverage of the gate insulating film within the trenches for forming wires can be increased by forming, at least, part of the gate insulating film in the field effect transistors of a buried gate electrode structure through a deposition

method according to the present invention, it becomes possible to increase the withstand voltage of the gate insulating film.

(11) It becomes possible to increase the 5 performance of the field effect transistors for memory cell selection in accordance with the above (10).

(12) It becomes possible to increase the yield and the reliability of the field effect transistors for memory cell selection in accordance with the above 10 (10).